EDAToolsCafe, the Worlds #1 EDA Web Portal.
Search:
HP Invent
  Home | EDAVision | Companies | Downloads | Interviews | News | Discussion | Resources |  ItZnewz  | |  CaféTalk  |
  Check Mail | Submit Material | Universities | Books & Courses | Events | Membership | Fun Stuff | Advertise |
 Browse eCatalog:  Free subscription to EDA Daily News
eCatalogAsic & ICPCBFPGADesign ServicesHardwareSIP
Email: 

News: Subscribe to NewsAgent |  Company News |  News Jump |  Post News
  EDA Company News

Submit Comments Printer Friendly Version

Verification Central and Synopsys Announce ``The Art of Verification With VERA,'' a New Book On Verification Using the OpenVERA Language

FREMONT, Calif.--(BUSINESS WIRE)--Sept. 5, 2001-- Verification Central, a verification service provider, and Synopsys, Inc. (Nasdaq:SNPS), the technology leader for complex IC design, today announced the immediate availability of a new book, ``The Art of Verification with VERA®,'' by Faisal Haque, Khizar Khan and Jonathan Michelson.

Intended to address the increasingly difficult task of verifying complex chip designs, this book represents a significant contribution to the field of design verification by making the subject accessible and easy to understand through the use of clear explanations and relevant examples. Haque and Michelson are currently employed at Cisco Systems, and Khan is currently employed at Sun Microsystems.

``This is a great technical book on verification for SoC designs,'' said Janick Bergeron, chief technical officer at Qualis Design Corporation and editor of the Verification Guild. ``The authors' expertise in using VERA to verify data networking designs is obvious through their use of life-like examples and large quantity of code examples. I especially like their process for developing a verification plan.''

Readers from all levels and backgrounds can gain valuable insight from this book. Beginners can quickly learn the tasks involved in verifying complex system-on-chip (SoC) designs using the VERA testbench automation tool and OpenVERA(TM), an open source hardware verification language.

```The Art of Verification with VERA' is a must read for teams designing and verifying complex ASICs, SoC ASICs, or full custom chips. It teaches both VERA and sound verification techniques in general,'' said Dan Lenoski, director of engineering at Cisco Systems. ``Thorough verification and high productivity is critical to all ASIC engineers and managers. This book's detailed explanations of the key concepts and real-life examples are invaluable.''

Engineers who are familiar with Verilog or C languages will be able to learn the OpenVERA language quickly in order to build complex SoC testbenches. Experienced readers can benefit from the authors' experience in applying the OpenVERA language to the verification of large SoC designs. Throughout the book, the authors provide numerous real-world examples in the processor and networking fields to help the reader understand and master the concepts presented.

``In this book, Haque, Khan, and have done an excellent job of unlocking the potential of the VERA testbench automation tool, and the OpenVERA open source hardware verification language,'' says Farhad Hayat, vice president of marketing of the Verification Technology Group at Synopsys. ``This book takes the reader down the path of success with VERA. Every designer should consider placing it at the top of their reading list.''

``The Art of Verification with VERA'' is available immediately. To find out more about the book or to order it online, visit www.verificationcentral.com.

About Verification Central

Verification Central provides verification tools, education, and services. It was founded in 2001 in Fremont, Calif. More information can be found at www.verificationcentral.com.

About Synopsys

Synopsys, Inc. (Nasdaq:SNPS), headquartered in Mountain View, Calif., creates leading electronic design automation (EDA) tools for the global electronics market. The company provides comprehensive design technologies and solutions to developers of complex integrated circuits, electronics systems, and systems on a chip. Synopsys also provides consulting and support services to simplify the overall IC design process and accelerate time to market for its customers. Visit Synopsys at http://www.synopsys.com.

Note to Editors: Synopsys and VERA are registered trademarks of Synopsys, Inc. OpenVera is a trademark of Synopsys, Inc. All other trademarks or registered trademarks mentioned in this release are the intellectual property of their respective owners


Contact:
     Verification Central, Inc.
     Faisal Haque, 408/850-5460
     authors@verificationcentral.com
          or
     Synopsys, Inc.
     Renae Cunningham, 650/584-1902
     renae@synopsys.com
          or
     KVO Public Relations
     Amy Garland, 503/221-2387
     amy@kvo.com

Copyright 2001, Internet Business Systems, Inc.
1-888-44-WEB-44 --- marketing@ibsystems.com